Syl is an experimental hardware description language focused on static analyzability, with sylc as the current compiler and an MVP SystemVerilog subset as output.