Compiler InternalsPipeline StagesA plain map of Syl stage flow, stage roles, and final hardware output.HIR and TIRA plain map of HIR data, semantic side tables, and typed semantic output.