LanguageSequential LogicLearn how Syl models state across clock cycles with reg, next, clock, reset, and domain.Static Checks OverviewWhat static checks are, why Syl runs them before emission, and where to read each rule.