IntroductionQuick StartInstall sylc, compile an example or your file, read diagnostics, and write SystemVerilog.Why Static Analyzability MattersStatic analyzability, why Syl keeps source meaning, and which checks run before SystemVerilog leaves sylc.