Syl is an experimental hardware description language focused on static analyzability, with sylc as the current compiler and an MVP SystemVerilog subset as output.
Current status of Syl, what works now, what is experimental, and what you should avoid relying on yet.