MigrationFrom VHDLMove VHDL habits into Syl through modules, bundles, packages, state, and elaboration.From ChiselMove from Chisel's Scala-based elaboration model to Syl's language-level generator and hardware model.