Move Verilog habits into Syl with module boundaries, elaboration, views, signals, and clear driver ownership.
Move from a Scala host language HDL into Syl's language-level generator model, with clear boundaries for modules, cells, maps, interfaces, and views.